1. A computer memory system is addressable by a 28 bit address bus. The cache in this system supports direct addressing, with a 4-bit word, and 19-bit line, and a 5-bit Tag. Answer the following questions:
   1. What is the size of this memory system?
      1. **228 bits = 32 MB**
   2. What is the size of cache in this system?
      1. **219+5 bits = 224 bits = 2 MB**
   3. How many words are in each cache line?
      1. **24 bits = 2 Bytes**
   4. What is the maximum number of different tags that can be loaded in this cache
      1. **25 = 32 tags**
2. Consider a machine with a byte addressable main memory of 216 bytes and a block size of 8 bytes. Assume that a direct cache consisting of 32 lines is used with this machine.
   1. How is the 16-bit memory address divided into Tag, Line number, and byte number
      1. **8 bits for Tag, 5 bits for Line, 3 bits for words**
   2. Into what lines would bytes with each of the following addresses be stored:
      1. 0001 0001 0001 1011
         1. **Line 3**
      2. 1100 0011 0011 0100
         1. **Line 6**
      3. 1101 0000 0001 1101
         1. **Line 3**
      4. 1010 1010 1010 1010
         1. **Line 21**
   3. How many total bytes of memory can be stored in the cache?
      1. **25+3 = 28 = 256 bytes = 32 Bytes**
3. For the hexadecimal main memory addresses 444444, 999999, CCCCCC, show the following information:
   1. Tag, Line, and Word values for a direct mapped cache using the format of (8-bit tag, 14-bit line and 2-bit word)
      1. **Tag: 44, Line: 1111, Word: 0**
      2. **Tag: 99, Line: 2666, Word: 1**
      3. **Tag: CC, Line: 3333, Word: 0**
   2. For an associative-mapped cache, with a 22-bit tag, what are the tag and word values
      1. **Tag: 111111, Word: 0**
      2. **Tag: 266666, Word: 1**
      3. **Tag: 333333, Word: 0**